


## Function Table

| Bus Enable Input ( $\overline{\mathbf{O E})}$ | Function |
| :---: | :---: |
| L | B Connected to A |
| H | Disconnected |

## Connection Diagrams



Pin One Orientation Diagram


Pnome
AAA represents Product Code Top Mark - see ordering code
Note: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

Pad Assignments for MicroPak

(Top Thru View)

Absolute Maximum Ratings(Note 1)

Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ )
DC Switch Voltage ( $\mathrm{V}_{\mathrm{S}}$ )
DC Output Voltage ( $\mathrm{V}_{\text {IN }}$ ) (Note 2)
DC Input Diode Current

$$
\left(I_{\text {IK }}\right) \mathrm{V}_{\mathrm{IN}}<0 \mathrm{~V}
$$

DC Output (lout) Sink Current
DC V ${ }_{\text {CC }}$ or Ground Current ( $\mathrm{I}_{\mathrm{CC}} \mathrm{I}_{\mathrm{GND}}$ )
Storage Temperature Range ( $\mathrm{T}_{\text {STG }}$ )
Junction Temperature
under Bias ( $\mathrm{T}_{\mathrm{J}}$ )
Junction Lead Temperature ( $\mathrm{T}_{\mathrm{L}}$ )
(Soldering, 10 Seconds)
Power Dissipation ( $\mathrm{P}_{\mathrm{D}}$ ) @ $+85^{\circ} \mathrm{C}$
-0.5 V to +7.0 V
-0.5 V to +7.0 V
-0.5 V to +7.0 V

$$
-50 \mathrm{~mA}
$$

128 mA
$\pm 100 \mathrm{~mA}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$+150^{\circ} \mathrm{C}$
$+260^{\circ} \mathrm{C}$
250 mW

## Recommended Operating Conditions (Note 3)

| Supply Operating $\left(\mathrm{V}_{\mathrm{CC}}\right)$ | 4.5 V to 5.5 V |
| :--- | ---: |
| Control Input Voltage $\left(\mathrm{V}_{\mathrm{IN}}\right)$ | 0 V to 5.5 V |
| Switch Input Voltage $\left(\mathrm{V}_{\mathrm{IN}}\right)$ | 0 V to 5.5 V |
| Switch Output Voltage $\left(\mathrm{V}_{\mathrm{OUT}}\right)$ | 0 V to 5.5 V |
| Operating Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Input Rise and Fall Time $\left(\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}\right)$ |  |
| $\quad$Control Input |  |
| $\quad 0 \mathrm{~ns} / \mathrm{V}$ to 5 ns |  |
| Switch I/O | $0 \mathrm{~ns} / \mathrm{V}$ to DC |
| Thermal Resistance $\left(\theta_{\mathrm{JA}}\right)$ | $250^{\circ} \mathrm{C} / \mathrm{W}$ |

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.
Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.
Note 3: Unused logic inputs must be held HIGH or LOW. They may not float.

| Symbol | Parameter | $\mathrm{V}_{\text {cc }}$ | $C_{\mathrm{L}}=$ | $\begin{aligned} & \overline{0^{\circ} \mathrm{Ct}} \\ & \mathrm{RU}= \end{aligned}$ | $500 \Omega$ | Units | Conditions | Figure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | (V) | Min | Typ | Max |  |  | Number |
| $t_{\text {PHL }}$, <br> $t_{\text {PLH }}$ | Propagation Delay Bus to Bus (Note 6) | 4.5 to 5.5 |  |  | 0.25 | ns | $\mathrm{V}_{1}=$ OPEN | $\begin{gathered} \text { Figures } \\ 1,2 \end{gathered}$ |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PZL}}, \\ & \mathrm{t}_{\mathrm{PZH}} \end{aligned}$ | Output Enable Time | 4.5 to 5.5 | 1.0 | 3.5 | 5.8 | ns | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=7 \mathrm{~V} \text { for } \mathrm{t}_{\mathrm{PZL}} \\ & \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V} \text { for } \mathrm{t}_{\mathrm{PZH}} \end{aligned}$ | $\begin{gathered} \hline \text { Figures } \\ 1,2 \end{gathered}$ |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PLZ}}, \\ & \mathrm{t}_{\mathrm{PHZ}} \end{aligned}$ | Output Disable Time | 4.5 to 5.5 | 0.8 | 3.5 | 4.8 | ns | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=7 \mathrm{~V} \text { for } \mathrm{t}_{\mathrm{PLZ}} \\ & \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V} \text { for } \mathrm{t}_{\mathrm{PHZ}} \end{aligned}$ | $\begin{gathered} \hline \text { Figures } \\ 1,2 \end{gathered}$ |

Note 6: This parameter is guaranteed. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of
and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance). The specified limit is calculated on this basis.
Capacitance

| Symbol | Parameter | Typ | Max | Units | Conditions |
| :--- | :--- | :---: | :---: | :---: | :--- |
| $\mathrm{C}_{\mathrm{IN}}$ | Control Pin Input Capacitance | 2.5 |  | pF | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}(\mathrm{OFF})$ | Port OFF Capacitance | 6 |  | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}=\overline{\mathrm{OE}}$ |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}(\mathrm{ON})$ | Port ON Capacitance | 12 |  | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \overline{\mathrm{OE}}=0 \mathrm{~V}$ |

AC Loading and Waveforms


Input driven by $50 \Omega$ source terminated in $50 \Omega$
$C_{L}$ includes load and stray capacitance Input PRR $=1.0 \mathrm{MHz} ; \mathrm{t}_{\mathrm{W}}=500 \mathrm{~ns}$

FIGURE 1. AC Test Circuit


FIGURE 2. AC Waveforms

## DC Characteristics





FIGURE 3. Typical High Level Output Voltage vs. Supply Voltage

| Tape and Reel Specification <br> TAPE FORMAT for US8 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Package Designator | Tape Section | Number Cavities | Cavity Status | Cover Tape Status |
| K8X | Leader (Start End) <br> Carrier <br> Trailer (Hub End) | $\begin{gathered} 125 \text { (typ) } \\ 250 \\ 75 \text { (typ) } \end{gathered}$ | Empty <br> Filled <br> Empty | Sealed <br> Sealed <br> Sealed |


TAPE FORMAT for MicroPak

| Package | Tape | Number | Cavity | Cover Tape |
| :---: | :---: | :---: | :---: | :---: |
| Designator | Section | Cavities | Status | Status |
| L8X | Leader (Start End) | $125($ typ | Empty | Sealed |
|  | Carrier | 250 | Filled | Sealed |
|  | Trailer (Hub End) | $75($ typ $)$ | Empty | Sealed |

TAPE DIMENSIONS inches (millimeters)




Physical Dimensions inches (millimeters) unless otherwise noted (Continued)


Notes:

1. PACKAGE CONFORMS TO JEDEC MO-255 VARIATION UAAD
2. DIMENSIONS ARE IN MILLIMETERS
3. DRAWING CONFORMS TO ASME Y.14M-1994

4 PIN 1 FLAG, END OF PACKAGE OFFSET.
MAC08AREVC
Pb-Free 8-Lead MicroPak, 1.6 mm Wide Package Number MAC08A
(Preliminary)

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
